Fig. 6
Simulated circuit layout of proposed full-adder a main layer, b layer-1, c layer-2, d top view of the adder, e simulation result
Fig. 6 | SpringerPlus
Simulated circuit layout of proposed full-adder a main layer, b layer-1, c layer-2, d top view of the adder, e simulation result