Figure 5From: Design of a reversible single precision floating point subtractor Reversible Gate1 implementing reversible AND operation. Back to article page