Figure 21From: Design of a reversible single precision floating point subtractor Simulation result of the reversible Gate2. Back to article page