Fig. 2From: Power flow analysis and optimal locations of resistive type superconducting fault current limitersOne phase of the step resistance SFCL modelBack to article page