Fig. 9From: A review on high-resolution CMOS delay lines: towards sub-picosecond jitter performanceTunable logic gate-based delay element based on supply modulation (Yang 2003)Back to article page