Fig. 5From: A review on high-resolution CMOS delay lines: towards sub-picosecond jitter performanceA delay line based on delay differences with sub-gate delay resolution (Guang-Kaai et al. 2000)Back to article page