Fig. 4From: A review on high-resolution CMOS delay lines: towards sub-picosecond jitter performanceA network of inverters-based delay line (Abas et al. 2007a)Back to article page