Fig. 3From: A review on high-resolution CMOS delay lines: towards sub-picosecond jitter performanceA tapped (fixed) delay line (Abas et al. 2007a)Back to article page