Fig. 2From: A review on high-resolution CMOS delay lines: towards sub-picosecond jitter performanceInverter Chain delay line (Nuyts et al. 2014)Back to article page