Fig. 19From: A review on high-resolution CMOS delay lines: towards sub-picosecond jitter performanceJitter due to intra-die/local process variationsBack to article page