Fig. 18From: A review on high-resolution CMOS delay lines: towards sub-picosecond jitter performanceA classification of the main process variations found in CMOS delay linesBack to article page