Fig. 17From: A review on high-resolution CMOS delay lines: towards sub-picosecond jitter performanceInterconnect array of various binary-weighted interconnect widthsBack to article page