Fig. 16From: A review on high-resolution CMOS delay lines: towards sub-picosecond jitter performanceRC–π model of interconnect loads (O’Brien and Savarino 1989)Back to article page