Fig. 15From: A review on high-resolution CMOS delay lines: towards sub-picosecond jitter performanceDigital delay-locked loop architecture (Jovanovic et al. 2005)Back to article page