Fig. 13From: A review on high-resolution CMOS delay lines: towards sub-picosecond jitter performance2 × 16 Inverter matrix-based delay element (Abas et al. 2007a)Back to article page