Fig. 6From: Area/latency optimized early output asynchronous full adders and relative-timed ripple carry adders2-Bit asynchronous (relative-timed) RCA as embedded into the asynchronous system along with a portrayal of the completion detection logicBack to article page