Fig. 1From: Area/latency optimized early output asynchronous full adders and relative-timed ripple carry addersAsynchronous system architecture employing delay-insensitive data codes and adhering to 4-phase return-to-zero handshakingBack to article page