Skip to main content

Table 7 Number of gates required to implement a 24-bit reversible comparator

From: Design of a reversible single precision floating point subtractor

SI. No

Number of gates required

Number of garbage outputs produced

1. Proposed work

94

139