Figure 26From: Design of a reversible single precision floating point subtractor Simulation result of the reversible 24-bit shift register. Back to article page