Figure 13From: Design of a reversible single precision floating point subtractor Symbolic representation of proposed reversible one-bit comparator using RG1 and RG2. Back to article page